FOUR AND EIGHT QUADRATURE INPUTS VIA MINI PCI EXPRESS HARDWARE MANUAL

MODELS

MPCIE-QUAD-8 AND MPCIE-QUAD-4



858 550 9559 800 326 1649 sales@accesio.com

CHAPTER 1: QUICK START

It is recommended that you install the software package before installing the PCI Express Mini Card (mPCle) in your computer. You can install the software¹ using either a stand-alone installer downloaded from the website or an optional Software Master CD.

Run the installer you downloaded (or autorun.exe on the Software Master CD) and follow the prompts to install the software for your device.


Please note: during the installation you may be prompted regarding the installation of non-WHQL-certified drivers; please carefully confirm the digitally signed source of the drivers and accept the installation.

Once the software has been installed, shut down your system and carefully install the mPCIe card. The optional mounting hardware kit accessories include nylon metric screws to secure the non-bus end of the mPCIe card to the mother board. Connect the QUAD module(s) to the mPCIe-DIO board via the provided cable(s).

Note The board ships with 3.3V PWR OUT selected. If your encoders require 5V power please consult Chapter 4: Configuration Settings for important information regarding power connections.

Re-start your system. Once the computer finishes booting your new device should already be installed and ready for use; you can confirm this by launching Device Manager and looking under the "Data Acquisition" section. If, for any reason, the mPCIe displays a warning icon, right-click and select "Update Driver".

¹ In Linux or OSX please refer to the instructions in those directories.



PCI Express Mini Card (mPCIe), a low-profile small-footprint bus standard originally intended for adding peripherals to notebook computers, has become the de-facto standard for highperformance, small form-factor devices in many applications.

This device consists of an mPCIe interface board that connects to one, or two Pico-I/O sized, panel-mountable, DB-37F Quadrature Input Module(s) via one, or two included 9" cable(s).

FEATURES

- PCI Express Mini Card type F1, with latching I/O connectors
- Accepts 8 or 4 quadrature inputs (A, B & Index (Z))
- Single-ended or differential encoder inputs
- 32-bit counters; count modes include quadrature (x1, x2, x4), free-run, non-quadrature (up/down), non-recycle, modulo-n, and range limit
- Selectable clock source (10Mhz, 20Mhz & 40Mhz) (for digital filtering on inputs)
- Interrupt generation from various status changes

 select flags for interrupt source (Inst. or Latched)
 - 9" cable connects between Quad Module(s) & mPCIe card
- One or two DB-37F Quadrature Input Module(s)

CHAPTER 3: HARDWARE

This manual applies to the following models:

mPCle-QUAD-8 Two 4 Channel Quadrature Input Modules mPCle-QUAD-4 4 Channel Quadrature Input Module

These modules use a full-length "F1" mPCle card (30×50.95 mm). The QUAD Module is Pico-I/O sized (60mm x 72mm) for broad installation compatibility. All units are RoHS compliant.

INCLUDED IN YOUR PACKAGE

Panel-mount DB-37F Quad Input Module(s) w/screw locks 9" 40-pin cable(s) (228mm) Digital I/O mPCIe card

Ava	Available accessories include:							
ADAP37M 37-pin Screw Term board (direct plug-in								
STB-37	Terminal Board (needs M-F ribbon cable)							
mPCle-HDW-KIT2	Mounting hardware for 2mm							
or								
mPCle-HDW-KIT2.5	Mounting hardware for 2.5mm							
Software CD	ACCES software CD (for use when							
	downloading packages is restricted)							
104e-mPCle-4A	PCIe/104 Carrier Board							
Contact the factory fo	or information regarding additional accessori							

Contact the factory for information regarding additional accessories, options, and specials that may be available to best fit your specific application requirements.


Available factory options include:

-T Extended Operating Temperature -40 to +85°C -CC Conformal Coating on board assemblies

CHAPTER 4: CONFIGURATION SETTINGS

The QUAD modules need the following configurations:

- Power Select jumpers (see A Note Regarding Encoder Power, below)
- Base Frequency slide switch (40MHz, 20MHz, or 10MHz)



A NOTE REGARDING ENCODER POWER

Because the PCI Express Mini Card bus does not provide +5V to mPCIe devices the mPCIe-QUAD ships configured to operate at 3.3V, for both on-card circuitry and for use by encoders via the PWR OUT pins on the DB37F connectors (max 300mA total PWR OUT available in this 3.3V-self-powered mode).

The quadrature module is 5V tolerant so if the 5V encoders are *externally* powered (i.e., not powered from PWR OUT pins) no configuration change is necessary, and a mix of 3V and 5V encoders can be connected, with 3V encoders powered from PWR OUT or externally as preferred.

However, you can move the jumper to the 5V position and supply +5V to TB1, which will power the quad module(s) and route +5V from TB1 to the PWR OUT pins.

Note: Each quadrature module (for channels 0-3 or 4-7) requires power to be supplied at TB1; TB1-applied power is not shared between the 4-channel modules. It is thus acceptable to use the 4channel modules in any combination of 3V/5V modes, as long as the limitations mentioned here are followed.

CAUTION

DO NOT connect anything to TB1 while the jumper remains in the 3.3V position, you would be shorting mPCle bus power to your signal.

CHAPTER 5: PC INTERFACE


This product interfaces with a PC using a PCI Express Mini Card (mPCle) connection; a small-form-factor, high-performance, rugged peripheral interconnect technology first introduced for use in laptops and other portable computers.

In fact, well-designed PCs can automatically detect and configure their onboard connectors to work with either mPCle or mSATA devices – and, according to the standards for mPCle and mSATA they are *supposed* to do so! However, some PC manufacturers ship computers that *only* support mSATA devices. Please confirm in your PC documentation that your edge-connector is *actually* PCI Express Mini Card compliant before installing this, or any, mPCle card. Damage might occur if you install an mPCle device into a computer that only supports mSATA.

mPCle defines mounting holes for securing the otherwise loose end of the card, so it is impossible for these cards to wiggle or flap themselves loose (which was a recurring problem with the older PCI Mini devices). Eliminating this concern for PCI Express Mini Cards is a major reason this standard has seen rapid adoption by the Data Acquisition and Control industry.

The mPCle standard, like its PCl Mini Card predecessor, was designed assuming use primarily in Laptop or Notebook and similar devices, where physical dimension is often the paramount design constraint. In Data Acquisition and Control applications low-weight combined with vibration tolerance tend to be of more concern.

CHAPTER 6: I/O INTERFACE



DB-37 Female Pinout						
1	INLO_A0/4	20	INHI_A0/4			
2	PWR OUT	21	INHI_B0/4			
3	INLO_B0/4	22	GND			
4	PWR OUT	23	INHI_Z0/4			
5	INLO_Z0/4	24	INLO_Z2/6			
6	NC	25	INHI_A2/6			
7	INLO_A2/6	26	INHI_B2/6			
8	PWR OUT	27	GND			
9	INLO_B2/6	28	INHI_Z2/6			
10	PWR OUT	29	INLO_Z3/7			
11	INLO_A3/7	30	INHI_A3/7			
12	PWR OUT	31	INHI_B3/7			
13	INLO_B3/7	32	GND			
14	PWR OUT	33	INHI_Z3/7			
15	INLO_A1/5	34	INHI_A1/5			
16	PWR OUT	35	INHI_B1/5			
17	INLO_B1/5	36	GND			
18	PWR OUT	37	INHI_Z1/5			
19	INLO_Z1/5					

Signal	Meanings
INLO_Ax	Low side differential "A" input
INHI_Ax	High side differential "A" input
INLO_Bx	Low side differential "B" input
INHI_Bx	High side differential "B" input
INLO_Zx	Low side differential "Z" input (Index)
INHI_Zx	High side differential "Z" input (index)
PWR OUT	Encoder Power Output
GND	Ground

Custom hardware interfaces can be produced to fit your specific application requirement.

CHAPTER 7: SOFTWARE INTERFACE

I/O Registers at BAR [2] For Counter 0						
Register offset (decimal)	Write Operation	Read Operation				
MCR0 [+ 0]	Count/Index Function	Count/Index Status				
MCR1[+1]	FLGa/FLGb Function	FLGa/FLGb Status				
IDR0/ODR0 [+ 2]	Input Register 0	Output Register 0				
IDR1/ODR1 [+ 3]	Input Register 1	Output Register 1				
IDR2/ODR2 [+4]	Input Register 2	Output Register 2				
IDR3/ODR3 [+5]	Input Register 3	Output Register 3				
STR/TCR [+6]	Load/Set Function	Count Status				
AXIS Interrupt [+7]	Enable Interrupt Interrupt Status					
I/O R	egisters at BAR [2] For Co	ounter 1				
Register offset (decimal)	Write Operation	Read Operation				
MCR0 [+ 8]	Count/Index Function	Count/Index Status				
MCR1 [+ 9]	FLGa/FLGb Function	FLGa/FLGb Status				
IDR0/ODR0 [+ A]	Input Register 0	Output Register 0				
IDR1/ODR1 [+ B]	Input Register 1	Output Register 1				
IDR2/ODR2 [+C]	Input Register 2	Output Register 2				
IDR3/ODR3 [+D]	Input Register 3	Output Register 3				
STR/TCR [+E]	Load/Set Function	Count Status				
AXIS Interrupt [+F	Enable Interrupt	Interrupt Status				

Register tables repeat for Incrementing Axis'.

The following section is an excerpt from the LS7766 datasheet from Oct 2007:

MCRO: The MCRO is an 8-bit read/write register which configures the counting modes and the index input functionality. Upon powerup, the MCR0 is cleared to zero.

MCR0:	B7	B6	B5	B4	B3	B2	B1	BO
B1B	0 = 00:	Nor	n-quad	l count	mode	(A = clo	ock, B	= direction)
	= 01:	x1 (quad c	ount m	ode (o	ne cou	int per	quad cycle)
	= 10:	x2 c	quad c	ount m	ode (t	<i>N</i> o cou	ints pe	r quad cycle
	= 11:	x4 c	quad c	ount m	ode (fo	our cou	unts pe	r quad cycle
B3B	2 = 00:	Fre	e-runn	ning cou	int mo	de		
	= 01:	Sin	gle-cyc	le cour	nt mod	e (CNT	R disal	oled with car
		and	borro	w , re-e	nabled	l with I	reset o	r load)
	= 10:	Rar	nge-lim	nit coun	t mod	e (up a	nd dov	vn count
		ran	ges are	e limite	d betw	veen ID	R and	zero,
		res	pective	ely. Cou	Inting	reezes	at the	ese limits but
		res	umes v	when th	ne dire	ction is	rever	sed)
	= 11:	Мо	dulo-n	count	mode	(input	count	clock
		fred	quency	is divid	ded by	a facto	or of [n	+1], where r
		= 10	DR. In ι	up direc	tion, t	he CNT	R is cl	eared to 0 at
		CN	TR = ID	R and ι	up cou	nt cont	tinues.	In down
		dire	ection,	the CN	TR is p	reset t	o the v	alue of IDR
		CN	TR = 0	and do	wn cou	int cor	ntinues	. A mod-n
		roll	over m	narker p	oulse is	gener	ated a	t each limit a
		the	FLGa	output)				
B5B	4 = 00:	Disa	able IN	IDX/ inp	out			
	= 01:	Cor	nfigure	INDX/	input a	as the l	oad_C	NTR input
		(tra	nsfers	IDR to	CNTR)			

- = 10: Configure INDX/ as the reset _CNTR input (clears CNTR to 0)
- = 11: Configure INDX/ as the load ODR input (transfers CNTR to ODR)
- B6 = 0: Asynch index
 - = 1: Synch. index (overridden in non-quad mode)
- Β7 = 0: Input filter clock (PCK) division factor = 1. Filter clock frequency = fPCK
 - = 1: Input filter clock division factor = 2. Filter clock frequency = fPCK/2.

MCR1: The MCR1 is an 8-bit read/write register which configures the FLGa and FLGb output functionality. In addition, the MCR1 can be used to enable/disable counting. Upon power-up, the MCR1 is cleared to zero:.

cicu		2010							
MC	R1:	B7	B6	B5	B4	B3	B2	B1	BO
	B0 = 1: Enable Carry on FLGa (flags CNTR overflow;								erflow;
	latched or unlatched logic low on carry)							rry)	
	B1	= 1:	Ena	ble Bo	rrow o	n FLGa	a (flags	CNTR	underflow,
			latc	hed or	unlato	hed lo	gic low	ı on bo	orrow)
	B2	= 1:	Ena	ble Co	mpare	on FL	Ga (In f	ree-ru	nning count
			mo	de a la	tched o	or unla	tched	logic lo	ow is
			gen	erated	in bot	h up a	nd dov	vn cou	nt directions
			at C	:NTR =	IDR. In	contr	ast, in	range-	limit and mod-
			n co	ount m	odes a	latche	ed or u	nlatche	ed low is
			gen	erated	at CN	TR = IC	R in th	e up-c	ount direction
			only	ý.					
	B3	= 1:	Ena	ble inc	lex on l	FLGa (flags in	dex, la	tched or
			unla	atched	logic lo	ow wh	en IND	X inpu	t is active)
	B5B4	= 00:	FLG	ib disal	oled (fi	xed hi	gh)		
		= 01:	FLG	ib = Sig	n, high	for ne	egative	signify	ing CNTR
			unc	lerflow	, low fo	or pos	itive.		
	= 10:	FLGb =	= Up/	Down	count d	directio	on, higl	h in co	unt-up, low in
			cou	nt-dov	vn				
	B	5 = 0:	Ena	ble co	unting				
		= 1:	Disable counting						
	В	7 = 0:	FLG	FLGa is latched					
		= 1:	FLG	ia is no	n-latch	ied an	d insta	ntanec	ous
	NOTE: Carry, Borrow, Compare and Index can all be							be	
			sim	ultane	ously e	nable	d on FL	Ga.	
IDR									

IDF

The IDR is a 32-bit data register directly addressable for write. In the octal bus-configuration, the input data is written in byte segments of byte0 (IDR0), byte1 (IDR1), byte2 (IDR2) and byte3 (IDR3). In the hex bus-configuration the data is written in word segments of word0 (IDR1:IDR0) and word1 (IDR3:IDR20).

	B31			ВО
IDR:	IDR3	IDR3 IDR2		IDRO
	B7B0	B7B0	B7B0	B7B0
	byte3	byte2	byte1	byte0
	W0	ord1	W	ord0

The IDR serves as the input portal for the counter (CNTR) since the CNTR is not directly addressable for either read or write. In order to preset the CNTR to any desired value the data is first written into the IDR and then transferred to the CNTR. In mod-n and range-limit count modes the IDR serves as the repository for the division factor

n and the count range-limit, respectively. The IDR can also be used to hold a target position data for comparing with the running CNTR. A compare equality flag is generated at IDR = CNTR to signal the event of arriving at the target.

CNTR:

The CNTR is a 32-bit up/down counter which counts the up/down pulses resulting from the quadrature clocks applied at A and B inputs or alternatively, in nonquadrature mode, pulses applied at the A input. The CNTR is not directly accessible for read or write; instead it can be preloaded with data from the IDR or it can port its own data out to the ODR which in turn can be accessed by read operation. In both quadrature and nonquadrature mode, the CNTR can be further configured into either free-running or single-cycle or mod-n or range-limit mode. In quadrature mode, the count resolution is programmable to be x1 or x2 or x4 of the A quad B cycles.

ODR:

The ODR is a 32-bit data register directly addressable for read. In the octal bus-configuration, the output data is read in byte segments of byte0 (ODR0), byte1 (ODR1), byte2 (ODR2), and byte3 (ODR3). In the hex bus configuration the data is read in word segments of word0 (ODR1:ODR0) and word1 (ODR3:ODR2).

	B31			ВО
ODR:	ODR3	ODR2	ODR1	ODRO
	B7B0	B7B0	B7B0	B7B0
	byte3	byte2	byte1	byte0
	WC	ord1	W0	ord0

STR

The STR is an 8-bit status register indicating count related status.

+E	Dir	B7	B6	B5	B4	B3	B2	B1	BO
STR:	RW	CY	BW	CMP	IDX	CEN	0	U/D	S

An individual STR bit is set to 1 when the bit related event has taken place. The STR is cleared to 0 at power-up. The STR can also be cleared through the control register TCR with the exception of bit_1(U/D) and bit3_(CEN). These two STR bits always indicate the instantaneous status of the count_direction and count_enable assertion/de-assertion.

The STR bits are described below:

- B7 (CY): Carry; set by CNTR overflow
- B6 (BW): Borrow; set by CNTR underflow
- B5 (CMP): Set when CNTR = PR
- B4 (IDX): Set when INDX input is at active level
- B3 (CEN): Set when counting is enabled, reset when disabled B2 (0): Always 0
- B1 (U/D): Set when counting up, reset when counting down
- BO (S): Sign of count value; set = negative, reset = positive

TCR:

The TCR is a write only register, which when written into, generates transient signals to perform load and reset operations as described below:

TCR:	B7	B6	B5	B4	B3	B2	B1	BO
B0 =	0:	Nop						
=	: 1:	Reset	CNTR t	o 0.				
ACCES I/C) Produ	cts, Inc.						

(Should not be combined with load_CNTR operation) B1 = 0: Nop

- = 1: Load CNTR from IDR. Affects all 32 bits.
- (Should not be combined with reset_CNTR operation)
- B2 = 0: Nop
 - = 1: Load ODR from CNTR. Affects all 32 bits
- B3 = 0: Nop
 - = 1: Reset STR.

Affects status bits for carry, borrow, compare and index. Status bits corresponding to count_enable, count direction and sign are not affected.

- B4 = 0: Nop.
 - = 1: Master reset. Resets MCR0, MCR1, IDR, ODR, STR
- B5 = 0: Nop
 - = 1: Set sign bit (STR bit0)
- B6 = 0: Nop
 - = 1: Reset sign bit (STR bit0)
- B7 = x: Not used.

FCR:

The FCR is a read/write register, which enables interrupts. When read, it returns global and local interrupt status and indicates instantaneous local interrupt count.

FCR:	B7	B6	B5	B4	B 3	B2	B1	BO
B0 =	0:	Always	0 (not	used)				
B1 =	0:	Interru	pts dis	abled				
=	1:	Interru	pts ena	abled				
B2 =	0:	Always	0 (not	used)				
B3 =	0:	No loca	al (LS77	766) in	terrup	t*		
=	1:	Local (I	_S7766) inter	rupt ge	enerate	ed*	
B4		LSB Ins	tantan	eous li	nterrup	ot cour	nt	
B5		Instantaneous interrupt count						
B6		MSB Instantaneous interrupt count						
B7 =	0:	No Glo	bal inte	errupt				
=	1:	Global	interru	ipt ger	erated	1		

*FLGa and FLGb on Counter 0 and Counter 1 (BASE +0 to BASE +F) are all "ANDed" together. If only counter 0 interrupt is enabled, and a flag is generated on that counter, that corresponding interrupt status will become active on counter 1. This is also true if counter 1 was enabled and counter 0 is disabled. This is the same for counter 2 and counter 3 (+17 to +1F), counters 4 and 5 (+27 to +2F), and for counter 6 and 7 (+37 to +3F). *In addition to the I/O registers at BAR[2], BAR[0] also contains two registers.*

One register for compatibility with the PCIe product line: Register +0x69 contains a read-only status bit [d7] which indicates the card is generating an IRQ when set [1], and is not generating an IRQ when clear [0].

All of these registers can be operated from any operating system using any programming language, using either no driver at all (kernel mode, Linux ioperm(3), DOS, etc.) or using one of the ACCES provided drivers (AIOWDM [for Windows], <u>APCI</u> [for Linux & OSX]), or using any 3rd party APIs such as provided with Real-Time OSes.

In Windows¹, please consult the various samples (C#, Delphi, VC6, VB6, and more) to explore how to program the device. The Software Reference Manual.pdf provides reference material covering all AIOWDM driver APIs, and tips for simplifying tasks such as Plug-and-Play card detection. Please note that the Software Reference Manual.pdf will include numerous functions that don't apply to this device. A quick reference of the most-applicable functions is provided, below:

AIOWDM API Quick Reference					
Function name	Function Purpose				
<pre>RelInPortB()</pre>	Read 8-bits of data				
<pre>RelOutPortB()</pre>	Write 8-bits of data				
GetNumCards()	Determine how many cards AIOWDM has				
de civalie ar us ()	detected in the system				
	Block the thread until the device reports a				
WaitForIRQ()	change-of-state has occurred on a pin of an				
	enabled I/O group (or the wait is aborted).				

There are quite a few additional functions provided by AIOWDM.dll; please consult the Software Reference manual (.pdf), and/or the sample programs, for more information.

Under certain circumstances the following might prove useful:

PCI Express Mini Card Plug-and-Play Data			
Vendor / Device ID	Card Type		
0x494F / 0x010A	mPCle QUAD-4		
0x494F / 0x010B	mPCle QUAD-8		

Available Downloads

The latest information can always be found on the product page on the website. Here are some useful links:

Links to useful downloads			
Main site	http://acces.io		
Product's page	acces.io/mPCle-QUAD-8		
This manual	acces.io/MANUALS/mPCIe-QUAD Family.pdf		
Windows Software	acces.io/files/packages/mPCle-QUAD		
Install Package	Install.exe		

¹ In Linux or OSX please refer to the documentation at github.com/accesio/APCI.

ACCES I/O Products, Inc.

CHAPTER 8: SPECIFICATIONS

PC Interface

PCI Express Mini Card

Type F1 "Full Length" V1.2

Note: Device's connector violates component height restrictions

Input Section

Counters	8 (or 4)		
Receiver Type	ISL32173		
Configuration	Phase A, B and Index; differential or S.E. inputs		
Common mode	-7V to 12V		
Hysteresis	30mV typical		
Sensitivity	+/-200mV		
Impedance	Internal 48kΩ minimum		
Bias	Non-inverting 4.7kΩ to Vcc		
	Inverting 2.35kΩ to Gnd		
Compatibility	5V logic tolerant at 3.3VDC		

Counter Section

-			
Туре	LS7766 32-bit Dual Axis Quadrature Counter		
	5VDC Input	3.3VDC Input	
Quad (A&B) inputs	9.6MHz maximum	4.5MHz maximum	
Separation	26ns minimum	52ns minimum	
A&B pulse width	52ns minimum	105ns minimum	
Index pulse width	32ns minimum	60ns minimum	
Non-Quad (A) input	40MHz maximum	20MHz maximum	
Low/Hi pulse width	12ns minimum	24ns minimum	
B input (direction)	12ns min setup time	24ns min setup time	
	10ns min hold time	20ns min hold time	
Index pulse width	32ns minimum	30ns minimum	
Slide Switch 40MHz	MCR0 Bit 7 Low = 40MHz MCR0 Bit 7 High = 20MHz		
Slide Switch 20MHz	MCRO Bit 7 Low = 20MHz MCRO Bit 7 High = 10MHz		
Slide Switch 10MHz	MCRO Bit 7 Low = 10MHz MCRO Bit 7 High = 5MHz		

FPGA Controller Register (FCR)

Interrupt Source: LS7766 FLGa/FLGb Outputs

FLGa Sources: Index, Carry, Borrow, Compare

FLGb Sources: Sign, Up/Down Counter

I/O Address Space: 8 bytes per counter, 64 bytes for 8 counter-board

Environmental			
Temperature	Operating	0°C to 70°C (order "-T" for -40° to 85°C)	
	Storage	-65° to 150°C	
Humidity		5% to 95%, non-condensing	
Power required *note: max current specs do not include encoder power	mPCle card 3.3V bus power to encoders	+3.3VDC @360mA (typ) +3.3VDC @430mA when powering one Quad Module from mPCIe bus power +3.3VDC @500mA when powering two Quad Modules from mPCIe bus power 300mA max	
	Quad Mod	+5.0VDC @165mA (typ) plus encoder current +5.0VDC @290mA (max) plus encoder current	

Physical				
mPCIe board characteristics				
Weight		6.2 grams		
Size	Length	50.95mm (2.006")		
	Width	30.00mm (1.181")		
I/O connector	On-card	Molex 501190-4017 40-pin latching		
	mating	Molex 501189-4010		
QUAD Module characteristics				
Weight		44.8 grams (+11.2g for the 9" cable)		
Size	Length	2.835″		
	Width	2.362″		
I/O connector	On-module	Female, D-Sub Miniature, 37-pin		
	mating	Male, D-Sub Miniature, 37-pin		
Interface	On-card	Molex 501190-4017 40-pin latching		
connector	mating	Molex 501189-4010		
Interface	mating On-card	Male, D-Sub Miniature, 37-pin Molex 501190-4017 40-pin latching		

CHAPTER 9: CERTIFICATIONS

CE & FCC

These devices are designed to meet all applicable EM interference and emission standards. However, as they are intended for use installed on motherboards, and inside the chassis of industrial PCs, important care in the selection of PC and chassis is important to achieve compliance for the computer as a whole.

UL & TUV

No AC or DC voltages above 31V are consumed or produced during normal operation of this device. This product is therefore exempt from any related safety standards. Use it with confidence!

ROHS / LEAD-FREE STATEMENT

All models are produced in compliance with RoHS and various other lead-free initiatives.

WARNING

A SINGLE STATIC DISCHARGE CAN DAMAGE YOUR CARD AND CAUSE PREMATURE FAILURE! PLEASE FOLLOW ALL REASONABLE PRECAUTIONS TO PREVENT A STATIC DISCHARGE SUCH AS GROUNDING YOURSELF BY TOUCHING ANY GROUNDED SURFACE PRIOR TO TOUCHING THE CARD.

ALWAYS CONNECT AND DISCONNECT YOUR FIELD CABLING WITH THE COMPUTER POWER OFF. ALWAYS TURN COMPUTER POWER OFF BEFORE INSTALLING A CARD. CONNECTING AND DISCONNECTING CABLES, OR INSTALLING CARDS, INTO A SYSTEM WITH THE COMPUTER OR FIELD POWER ON MAY CAUSE DAMAGE TO THE I/O CARD AND WILL VOID ALL WARRANTIES, IMPLIED OR EXPRESSED.

WARRANTY

Prior to shipment, ACCES equipment is thoroughly inspected and tested to applicable specifications. However, should equipment failure occur, ACCES assures its customers that prompt service and support will be available. All equipment originally manufactured by ACCES which is found to be defective will be repaired or replaced subject to the following considerations:

GENERAL

Under this Warranty, liability of ACCES is limited to replacing, repairing or issuing credit (at ACCES discretion) for any products which are proved to be defective during the warranty period. In no case is ACCES liable for consequential or special damage arriving from use or misuse of our product. The customer is responsible for all charges caused by modifications or additions to ACCES equipment not approved in writing by ACCES or, if in ACCES opinion the equipment has been subjected to abnormal use. "Abnormal use" for purposes of this warranty is defined as any use to which the equipment is exposed other than that use specified or intended as evidenced by purchase or sales representation. Other than the above, no other warranty, expressed or implied, shall apply to any and all such equipment furnished or sold by ACCES.

TERMS AND CONDITIONS

If a unit is suspected of failure, contact ACCES' Customer Service department. Be prepared to give the unit model number, serial number, and a description of the failure symptom(s). We may suggest some simple tests to confirm the failure. We will assign a Return Material Authorization (RMA) number which must appear on the outer label of the return package. All units/components should be properly packed for handling and returned with freight prepaid to the ACCES designated Service Center, and will be returned to the customer's/user's site freight prepaid and invoiced.

COVERAGE

FIRST THREE YEARS: Returned unit/part will be repaired and/or replaced at ACCES option with no charge for labor or parts not

excluded by warranty. Warranty commences with equipment shipment.

FOLLOWING YEARS: Throughout your equipment's lifetime, ACCES stands ready to provide on-site or in-plant service at reasonable rates similar to those of other manufacturers in the industry.

EQUIPMENT NOT MANUFACTURED BY ACCES

Equipment provided but not manufactured by ACCES is warranted and will be repaired according to the terms and conditions of the respective equipment manufacturer's warranty.

DISCLAIMER

The information in this document is provided for reference only. ACCES does not assume any liability arising out of the application or use of the information or products described herein. This document may contain or reference information and products protected by copyrights or patents and does not convey any license under the patent rights of ACCES, nor the rights of others